(Publisher of Peer Reviewed Open Access Journals)

International Journal of Advanced Computer Research (IJACR)

ISSN (Print):2249-7277    ISSN (Online):2277-7970
Volume-4 Issue-15 June-2014
Full-Text PDF
Paper Title : Tessent BSCAN Insertion on 28nm SOC
Author Name : M. A. Wavhal, S. U. Bhandari
Abstract :

The Testing plays vital role to ensure the correctness of chip functionality. Boundary scan is a structured design-for-test technique which makes digital I/O pins testable by means of inserting boundary scan cells between core logic and pins. It enhances chips accessibility and testability. This project has implemented the Boundary scan on 28 nm SOC having approximated 5 million gate counts. Total pin count of SOC is 107.The project work is done on Linux platform. Tcl scripting language is used for setting parameters for design and placing runs on servers. File manipulations are done in Vi editor. BSCAN is done using Tessent BSCAN tool from Mentor Graphics. The simulations are carried out on NC Verilog simulator from Cadence. The outcome of project is, Gate level Netlist with BSCAN architecture inserted. The BSCAN cells inserted have length of 146. To cover entire SOC, the scan insertion and MBIST can be performed.

Keywords : Boundary Scan (BSCAN), SoC, Mentor Graphics, Tcl (Tool command language).
Cite this article : M. A. Wavhal, S. U. Bhandari, " Tessent BSCAN Insertion on 28nm SOC " , International Journal of Advanced Computer Research (IJACR), Volume-4, Issue-15, June-2014 ,pp.718-723.