(Publisher of Peer Reviewed Open Access Journals)

International Journal of Advanced Technology and Engineering Exploration (IJATEE)

ISSN (Print):2394-5443    ISSN (Online):2394-7454
Volume-11 Issue-115 June-2024
Full-Text PDF
Paper Title : Design a multilevel inverter circuit based on different control structures
Author Name : Rakan Khalil Antar
Abstract :

Multilevel inverters (MIs) offer significant advantages over traditional inverters by generating higher output voltages with fewer distortions, making them suitable for high-power applications. In this study, a MI circuit was presented that had been designed and implemented with ten switches and four asymmetrical DC sources. It is controlled by two different techniques to achieve a 31-level inverter output. The controllers utilize a modified absolute sinusoidal pulse width modulation (MASPWM) technique and a phase disposition, level-shifted-PWM (PDLSPWM) technique. The arrangement of the four DC sources is set at (1:2:5:10) volts of direct current (Vdc). The system's performance is evaluated in both with zero level state (WZ) and without zero level (WoZ) state. Comparative analysis of the circuit during WZ and WoZ states, based on the PDLSPWM and MASPWM controller techniques, is conducted. Simulation results in MATLAB indicate that the total harmonic distortion (THD) values of the output voltage and current using the PDLSPWM technique are 0.6676% and 0.166627% during WZ state, and 0.8435% and 0.2625% during WoZ state, respectively. Conversely, using the MASPWM technique, THD values are 0.643% and 0.0757% at WZ, and 0.90158% and 0.10209% at WoZ state. These findings confirm the efficiency of both controllers in conjunction with the proposed power circuit, particularly noting that the MASPWM controller yields better results in the WZ state. Overall, the results demonstrate the effectiveness of the proposed MI circuit and controllers in achieving desired output levels with minimal THD.

Keywords : Multilevel inverter, Less switching devices, MASPWM, Phase disposition level shifted, Total harmonics distortion.
Cite this article : Antar RK. Design a multilevel inverter circuit based on different control structures. International Journal of Advanced Technology and Engineering Exploration. 2024; 11(115):943-954. DOI:10.19101/IJATEE.2024.111100040.
References :
[1]Ponraj RP, Sigamani T, Subramanian V. A developed H-bridge cascaded multilevel inverter with reduced switch count. Journal of Electrical Engineering & Technology. 2021; 16:1445-55.
[Crossref] [Google Scholar]
[2]Kadhim IJ, Hasan MJ. Enhancing power stability and efficiency with multilevel inverter technology based on renewable energy sources. Electric Power Systems Research. 2024; 231:110290.
[Crossref] [Google Scholar]
[3]Suresh LP. A brief review on multi level inverter topologies. In international conference on circuit, power and computing technologies 2016 (pp. 1-6). IEEE.
[Crossref] [Google Scholar]
[4]Balapriyan P, Veeraragavan K. Design and analysis of 7-level inverter at different modulation indices with a closed loop control. International Journal of Pure and Applied Mathematics. 2018; 119(14):637-42.
[Google Scholar]
[5]Roseline P, Ramesh B, Lakshmi CV. Performance analysis of twenty seven level asymmetrical cascaded H-bridge multilevel inverter fed three phase induction motor drive. International Journal of Engineering and Advanced technology. 2014; 4(4):724-38.
[Google Scholar]
[6]Omer P, Kumar J, Surjan BS. A review on reduced switch count multilevel inverter topologies. IEEE Access. 2020; 8:22281-302.
[Crossref] [Google Scholar]
[7]Azeem A, Tariq M, Sarwar A, Riyaz A, Bharatiraja C. Mathematical analysis of various modulation strategies used for multilevel inverter. In applications of computing, automation and wireless systems in electrical engineering: proceedings of MARC 2018 (pp. 479-90). Springer Singapore.
[Crossref] [Google Scholar]
[8]Balakrishnan AT, James A, Job JT, Thomas A. Seven level inverter. International Journal of Engineering Research & Technology. 2017; 6(4):857-76.
[Crossref]
[9]Gopal Y, Birla D, Lalwani M. Reduced switches multilevel inverter integration with boost converters in photovoltaic system. SN Applied Sciences. 2020; 2:1-5.
[Crossref] [Google Scholar]
[10]Harbi I, Rodriguez J, Liegmann E, Makhamreh H, Heldwein ML, Novak M, et al. Model-predictive control of multilevel inverters: challenges, recent advances, and trends. IEEE Transactions on Power Electronics. 2023; 38(9):10845-68.
[Crossref] [Google Scholar]
[11]Ahmed M, Orabi M, Ghoneim S, Alharthi M, Salem F, Alamri B, et al. Selective harmonic elimination method for unequal DC sources of multilevel inverters. Automatika. 2019; 60(4):378-84.
[Crossref] [Google Scholar]
[12]Abbas MQ, Majid A, Saleem J, Arif M. Design and analysis of 15-level asymmetric multilevel inverter with reduced switch count using different PWM techniques. In international conference on frontiers of information technology 2017 (pp. 333-8). IEEE.
[Crossref] [Google Scholar]
[13]Goud BS, Rao BL. Power quality enhancement in grid-connected PV/wind/battery using UPQC: atom search optimization. Journal of Electrical Engineering & Technology. 2021; 16:821-35.
[Crossref] [Google Scholar]
[14]Karthikeyan D, Vijayakumar K, Sathik J. Generalized cascaded symmetric and level doubling multilevel converter topology with reduced THD for photovoltaic applications. Electronics. 2019; 8(2):1-15.
[Crossref] [Google Scholar]
[15]Samadaei E, Salehi A, Iranian M, Pouresmaeil E. Single DC source multilevel inverter with changeable gains and levels for low-power loads. Electronics. 2020; 9(6):1-15.
[Crossref] [Google Scholar]
[16]Zeng X, Gong D, Wei ML, Xie J. Research on novel hybrid multilevel inverter with cascaded H‐bridges at alternating current side for high‐voltage direct current transmission. IET Power Electronics. 2018; 11(12):1914-25.
[Crossref] [Google Scholar]
[17]Rahim NA, Elias MF, Hew WP. Transistor-clamped H-bridge based cascaded multilevel inverter with new method of capacitor voltage balancing. IEEE Transactions on Industrial Electronics. 2012; 60(8):2943-56.
[Crossref] [Google Scholar]
[18]Narimani M, Moschopoulos G. A novel single-stage multilevel type full-bridge converter. IEEE Transactions on Industrial Electronics. 2012; 60(1):31-42.
[Crossref] [Google Scholar]
[19]Salman LS, Al-badrani H. Design and performance analysis of asymmetric multilevel inverter with reduced switches based on SPWM. International Journal of Power Electronics and Drive Systems. 2023; 14(1):320.
[Crossref] [Google Scholar]
[20]Ebrahimi J, Babaei E, Gharehpetian GB. A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications. IEEE Transactions on Power Electronics. 2011; 26(11):3109-18.
[Crossref] [Google Scholar]
[21]Waltrich G, Barbi I. Three-phase cascaded multilevel inverter using power cells with two inverter legs in series. In energy conversion congress and exposition 2009 (pp. 3085-92). IEEE.
[Crossref] [Google Scholar]
[22]Salman LS, Al-badrani H. Mathematical modeling and engineering design of multi-level inverter based on selective harmonic elimination. Przeglad Elektrotechniczny. 2022; 98(11).
[Crossref] [Google Scholar]
[23]Sunddararaj SP, Srinivasarangan RS. An extensive review of multilevel inverters based on their multifaceted structural configuration, triggering methods and applications. Electronics. 2020; 9(3):1-33.
[Crossref] [Google Scholar]
[24]Vijayaraja L, Kumar SG, Rivera M. A review on multilevel inverter with reduced switch count. In international conference on automatica 2016 (pp. 1-5). IEEE.
[Crossref] [Google Scholar]
[25]Ahmad A, Anas MU, Sarwar A, Zaid M, Tariq M, Ahmad J, et al. Realization of a generalized switched-capacitor multilevel inverter topology with less switch requirement. Energies. 2020; 13(7):1-21.
[Crossref] [Google Scholar]
[26]Ganesh B, Murugan N, Nallaswamy M, Rajkumar K, Vijayaraja L, Kumar SG, et al. Implementation of twenty seven level and fifty one level inverter using constant voltage sources. In conference on electrical, electronics engineering, information and communication technologies 2019 (pp. 1-4). IEEE.
[Crossref] [Google Scholar]
[27]Siddique MD, Mekhilef S, Shah NM, Memon MA. Optimal design of a new cascaded multilevel inverter topology with reduced switch count. IEEE Access. 2019; 7:24498-510.
[Crossref] [Google Scholar]
[28]Samadaei E, Kaviani M, Bertilsson K. A 13-levels module (K-type) with two DC sources for multilevel inverters. IEEE Transactions on Industrial Electronics. 2018; 66(7):5186-96.
[Crossref] [Google Scholar]
[29]Thiyagarajan V, Somasundaram P, Ramash KK. Simulation and analysis of novel extendable multilevel inverter topology. Journal of Circuits, Systems and Computers. 2019; 28(06):1950089.
[Crossref] [Google Scholar]
[30]Zeng J, Lin W, Cen D, Liu J. Novel K-type multilevel inverter with reduced components and self-balance. IEEE Journal of Emerging and Selected Topics in Power Electronics. 2019; 8(4):4343-54.
[Crossref] [Google Scholar]
[31]Loganathan V, Srinivasan GK, Rivera M. Realization of 485 level inverter using tri-state architecture for renewable energy systems. Energies. 2020; 13(24):1-29.
[Crossref] [Google Scholar]
[32]Srinivasan GK, Rivera M, Loganathan V, Ravikumar D, Mohan B. Trends and challenges in multi-level inverter with reduced switches. Electronics. 2021; 10(4):1-23.
[Crossref] [Google Scholar]
[33]Pachagade RM, Ranjana MS, Maroti PK, Maheshwari R. A new multilevel inverter with fewer number of control switches. In conference on power, control, communication and computational technologies for sustainable growth 2015 (pp. 246-51). IEEE.
[Crossref] [Google Scholar]
[34]Kubendran V, Shuaib YM. An improved switched diode multilevel inverter topology with fewer on state switches. Frontiers in Energy Research. 2022; 10:953709.
[Google Scholar]
[35]Ahmed RA. New configuration of multilevel inverter with reduced number of power electronic components. In 2nd international conference on intelligent technologies (CONIT) 2022 (pp. 1-5). IEEE.
[Crossref] [Google Scholar]
[36]Choudhury S, Bajaj M, Dash T, Kamel S, Jurado F. Multilevel inverter: a survey on classical and advanced topologies, control schemes, applications to power system and future prospects. Energies. 2021; 14(18):1-47.
[Crossref] [Google Scholar]
[37]Hosseinpour M, Derakhshandeh M, Seifi A, Shahparasti M. A 17-level quadruple boost switched-capacitor inverter with reduced devices and limited charge current. Scientific Reports. 2024; 14(1):6233.
[Crossref] [Google Scholar]
[38]Mane JJ, Aware MV, Khubalkar SW. Multicarrier multimodulation techniques in multilevel neutral point clamped inverter setup for advanced power electronics and drives lab. International Journal of Electrical Engineering & Education. 2023; 60(3):223-44.
[Crossref] [Google Scholar]
[39]Singh RP, Nigam P, Thakre K. Improvisation in symmetrical multilevel inverter with less number of switches. In 2nd international symposium on sustainable energy, signal processing and cyber security 2022 (pp. 1-5). IEEE.
[Crossref] [Google Scholar]
[40]Eswar KN, Doss MA, Vishnuram P, Selim A, Bajaj M, Kotb H, et al. Comprehensive study on reduced DC source count: multilevel inverters and its design topologies. Energies. 2022; 16(1):1-25.
[Crossref] [Google Scholar]
[41]Lotfi A, Maalandish M, Aghaei A, Samadian A, Fathollahi A, Hosseini SH, et al. Novel multilevel inverter topology with low switch count. International Journal of Emerging Electric Power Systems. 2023.
[Crossref] [Google Scholar]
[42]Ali AR, Abdulghafoor AA, Antar RK. Design a 25-level inverter topology with less switching devices fed by PV systems. International Journal of Power Electronics and Drive Systems. 2023; 14(3):1816.
[Crossref] [Google Scholar]
[43]Prasad. S S. Single phase advanced multilevel inverter with reduced devices and THD for industrial applications. In 9th international conference on advanced computing and communication systems 2023 (pp. 1006-11). IEEE.
[Crossref] [Google Scholar]
[44]Chakir F, EL MA, Lajouad R, Kissaoui M, Chakir M, Bouattane O. Design and analysis of a new multi-level inverter topology with a reduced number of switches and controlled by PDPWM technique. International Journal of Electrical and Computer Engineering Systems. 2023; 14(5):593-600.
[Crossref] [Google Scholar]
[45]Samadaei E, Gholamian SA, Sheikholeslami A, Adabi J. An envelope type (E-Type) module: asymmetric multilevel inverters with reduced components. IEEE Transactions on Industrial Electronics. 2016; 63(11):7148-56.
[Crossref] [Google Scholar]
[46]Prabaharan N, Salam Z, Cecati C, Palanisamy K. Design and implementation of new multilevel inverter topology for trinary sequence using unipolar pulsewidth modulation. IEEE Transactions on Industrial Electronics. 2019; 67(5):3573-82.
[Crossref] [Google Scholar]
[47]Nasiri AH, Barzegarkhoo R, Zamiri E, Yang Y, Blaabjerg F. Reduced switch‐count structure for symmetric multilevel inverters with a novel switched‐DC‐source submodule. IET Power Electronics. 2019; 12(2):311-21.
[Crossref] [Google Scholar]
[48]Siddique MD, Mekhilef S, Shah NM, Sarwar A, Iqbal A, Memon MA. A new multilevel inverter topology with reduce switch count. IEEE Access. 2019; 7:58584-94.
[Crossref] [Google Scholar]
[49]Saleh AA, Antar RK, Al-badrani HA. Design of new structure of multilevel inverter based on modified absolute sinusoidal PWM technique. International Journal of Power Electronics and Drive Systems. 2021; 12(4):2314.
[Crossref] [Google Scholar]
[50]Siddique MD, Mekhilef S. A new configuration of nine-level boost inverter with reduced component count. e-Prime-Advances in Electrical Engineering, Electronics and Energy. 2021; 1:100010.
[Crossref] [Google Scholar]
[51]Antar RK, Hussein TA, Abdullah AM. Design and implementation of reduced number of switches for new multilevel inverter topology without zero-level state. International Journal of Power Electronics and Drive Systems. 2022; 13(1):401.
[Crossref] [Google Scholar]
[52]Al-badrani H, Antar RK, Saleh AA. Modeling of 81-level inverter based on a novel control technique. Przeglad Elektrotechniczny. 2022; 98(3).
[Crossref] [Google Scholar]
[53]Upreti S, Singh B, Kumar N. A new three-phase eleven level packed e-cell converter for solar grid-tied applications. e-Prime-Advances in Electrical Engineering, Electronics and Energy. 2023; 4:100152.
[Crossref] [Google Scholar]
[54]Prasad D, Dhanamjayulu C, Padmanaban S, Holm-nielsen JB, Blaabjerg F, Khasim SR. Design and implementation of 31-level asymmetrical inverter with reduced components. IEEE Access. 2021; 9:22788-803.
[Crossref] [Google Scholar]
[55]Boonmee C, Wajanatepin N. Comparison of using carrier-based pulse width modulation techniques for cascaded H-bridge inverters application in the PV energy systems. In international electrical engineering congress 2014 (pp. 1-4). IEEE.
[Crossref] [Google Scholar]
[56]Maaroof HS, Al-badrani H, Younis AT. Design and simulation of cascaded H-bridge 5-level inverter for grid connection system based on multi-carrier PWM technique. In IOP conference series: materials science and engineering 2021 (pp. 1-10). IOP Publishing.
[Crossref] [Google Scholar]
[57]Elias MF, Abd RN, Rosli NF. A three-phase hybrid multilevel inverter with enhanced pulse-width modulation strategy. IEEE Transactions on Power Electronics. 2022; 38(4):4714-26.
[Crossref] [Google Scholar]
[58]Antar R, Sadiq E, Saleh A. Asymmetrical multilevel inverter with modified absolute sinusoidal PWM technique for sensorless control of induction motor. In proceedings of the 1st international multi-disciplinary conference theme: sustainable development and smart planning, IMDC-SDSP 2020 (pp. 1-13). EAI.
[Crossref] [Google Scholar]
[59]Andrade S, Manjunatha YR. A 31-level inverter with optimal number of switches for power applications. In international conference on recent trends in electronics, information & communication technology 2016 (pp. 221-5). IEEE.
[Crossref] [Google Scholar]
[60]Shankar JG, Edward JB, Kumar KS, Raglend IJ. A 31-level asymmetrical cascaded multilevel inverter with DC-DC flyback converter for photovoltaic system. In international conference on high voltage engineering and power systems 2017 (pp. 277-82). IEEE.
[Crossref] [Google Scholar]
[61]Dhanamjayulu C, Arunkumar G, Pandian BJ, Kumar CR, Kumar MP, Jerin AR, et al. Real-time implementation of a 31-level asymmetrical cascaded multilevel inverter for dynamic loads. IEEE Access. 2019; 7:51254-66.
[Crossref] [Google Scholar]